gentoo-full-overlay/metadata/md5-cache/sci-electronics/iverilog-0.9.3

10 lines
474 B
Groff

DEFINED_PHASES=install prepare
DESCRIPTION=A Verilog simulation and synthesis tool
EAPI=2
HOMEPAGE=http://www.icarus.com/eda/verilog/
KEYWORDS=~amd64 ~ppc ~sparc ~x86
LICENSE=GPL-2
SLOT=0
SRC_URI=ftp://icarus.com/pub/eda/verilog/v0.9/verilog-0.9.3.tar.gz
_eclasses_=eutils 6e25eb368f2a449bd6f5f8b55eadba30 multilib c2b85b5c63a44798c1e442147ac14c5c toolchain-funcs 53a27e9e8acf42332c82a7838d84773f user d0a4d0735a6c0183d707ca919bd72f28
_md5_=c43498c3f113d1554fd64bc12d3ff0cf