You can not select more than 25 topics
Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
15 lines
942 B
15 lines
942 B
BDEPEND=sys-devel/gnuconfig >=app-portage/elt-patches-20170815 || ( >=sys-devel/automake-1.16.2-r1:1.16 ) >=sys-devel/autoconf-2.69 >=sys-devel/libtool-2.4
|
|
DEFINED_PHASES=install prepare
|
|
DEPEND=dev-util/gperf sys-devel/bison sys-devel/flex sys-libs/readline:0 sys-libs/zlib
|
|
DESCRIPTION=A Verilog simulation and synthesis tool
|
|
EAPI=7
|
|
HOMEPAGE=http://iverilog.icarus.com https://github.com/steveicarus/iverilog
|
|
IUSE=examples
|
|
KEYWORDS=~alpha amd64 ~arm ~arm64 ~hppa ~ia64 ~m68k ~mips ppc ~ppc64 ~riscv ~s390 sparc x86
|
|
LICENSE=LGPL-2.1
|
|
RDEPEND=sys-libs/readline:0 sys-libs/zlib
|
|
SLOT=0
|
|
SRC_URI=https://github.com/steveicarus/iverilog/archive/v10_3.tar.gz -> iverilog-10.3.tar.gz
|
|
_eclasses_=autotools 9e63f92c2a5d867fea55ecb160c7d354 gnuconfig 9f91b4b0c84e734a87492d4293f03de5 libtool f143db5a74ccd9ca28c1234deffede96 multilib d410501a125f99ffb560b0c523cd3d1e toolchain-funcs 24921b57d6561d87cbef4916a296ada4
|
|
_md5_=e0d0d3128769a8fc437c0841081f815c
|