11 lines
506 B
XML
11 lines
506 B
XML
<?xml version="1.0" encoding="UTF-8"?>
|
|
<!DOCTYPE pkgmetadata SYSTEM "http://www.gentoo.org/dtd/metadata.dtd">
|
|
<pkgmetadata>
|
|
<herd>sci-electronics</herd>
|
|
<longdescription>
|
|
Icarus Verilog is a Verilog simulation and synthesis tool. It operates as a
|
|
compiler, compiling source code writen in Verilog (IEEE-1364) into some target
|
|
format. The compiler proper is intended to parse and elaborate design
|
|
descriptions written to the IEEE standard IEEE Std 1364-2001.
|
|
</longdescription>
|
|
</pkgmetadata>
|